
SCBS207F - OCTOBER 1992 - REVISED MAY 1997

- Members of the Texas Instruments
   Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'ABTH16460 are 4-bit to 1-bit multiplexed registered transceivers used in applications where four separate data paths must be multiplexed onto or demultiplexed from a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. These devices also are useful in memory-interleaving applications.

SN54ABTH16460 . . . WD PACKAGE SN74ABTH16460 . . . DGG OR DL PACKAGE (TOP VIEW)



Five 4-bit I/O ports (1A-4A, 1B1-4, 2B1-4, 3B1-4, and 4B1-4) are available for address and/or data transfer. The output-enable (OEB, OEB1-OEB4, and OEA) inputs control the bus-transceiver functions. These control signals also allow 4-bit or 16-bit control, depending on the OEB level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS207F - OCTOBER 1992 - REVISED MAY 1997

#### description (continued)

Address and/or data information can be stored using the internal storage latches/flip-flops. The latch-enable (LEB1–LEB4, LEBA, and LEAB1–LEAB4) and clock/clock-enable (CLK/CLKEN) inputs are used to control data storage. When either one of the latch-enable inputs is high, the latch is transparent (clock is a don't care as long as the latch enable is high). When the latch-enable input goes low (providing that the clock does not transit from low to high), the data present at the inputs is latched and remains latched until the latch-enable input is returned high. When the clock enable is low and the corresponding latch enable is low, data can be clocked on the low-to-high transition of the clock. When either the clock enable or the corresponding latch enable is high, the clock is a don't care.

Four select pins (SEL0, SEL1, CE\_SEL0, and CE\_SEL1) are provided to multiplex data (A port), or to select one of four clock enables (B port). This allows the user the flexibility of controlling one bit at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH16460 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH16460 is characterized for operation from –40°C to 85°C.

#### **Function Tables**

#### A-TO-B OUTPUT ENABLET

INP	UTS	OUTPUT
OEB	OEBn	Bn
Н	Н	Z
Н	L	Z
L	Н	Z
L	L	Active

 $\dagger n = 1, 2, 3, 4$ 

## A-TO-B STORAGE (assuming OEB = L, OEBn = L)‡

	INPUTS										OUTPUTS			
CLKENAB	CE_SEL1	CE_SEL0	CLKAB	LEAB1	LEAB2	LEAB3	LEAB4	B1	B2	В3	В4			
Х	Х	Х	H or L	Н	L	L	L	Α	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>			
Х	Χ	Χ	H or L	Н	Н	Н	L	Α	Α	Α	A <sub>0</sub>			
L	Χ	Χ	L	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>			
L	L	L	$\uparrow$	L	L	L	L	Α	$A_0$	$A_0$	A <sub>0</sub>			
L	L	Н	$\uparrow$	L	L	L	L	A <sub>0</sub>	Α	$A_0$	A <sub>0</sub>			
L	Н	L	$\uparrow$	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	Α	A <sub>0</sub>			
L	Н	Н	$\uparrow$	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	Α			
Н	Χ	Χ	1	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>			

<sup>&</sup>lt;sup>‡</sup> This table does not cover all the latch-enable cases since they have similar results.



SCBS207F - OCTOBER 1992 - REVISED MAY 1997

#### **Function Tables (Continued)**

## B-TO-A STORAGE (before point P)

			INPUTS	3				Р
CLKENB	CLKBA	LEB1	LEB2	LEB3	LEB4	SEL1	SEL0	Р
Х	Х	Н	L	L	L	L	L	B1
X	Χ	L	Н	L	L	L	Н	B2
Х	X	L	L	Н	L	Н	L	В3
Х	Х	L	L	L	Н	Н	Н	В4
						L	L	B1
Ι.	<b>↑</b>	ŧ			1	L	Н	B2
-	ı	L	L	L	L	Н	L	В3
						Н	Н	B4
						L	L	B10 <sup>†</sup>
					1	L	Н	в2 <sub>0</sub> †
	L	L	L	L	L	Н	L	вз <sub>0</sub> †
						Н	Н	в4 <sub>0</sub> †


<sup>&</sup>lt;sup>†</sup> Output level before the indicated steady-state input conditions were established

## B-TO-A STORAGE (after point P)

	'	(arter po	,									
	INPUTS											
CLKENBA	CLKENBA CLKBA LEBA OEA B											
Х	Χ	Х	Н	Χ	Z							
Х	X	Н	L	L	L							
Х	X	Н	L	Н	Н							
Н	X	L	L	Χ	A <sub>0</sub> †							
L	$\uparrow$	L	L	L	L							
L	$\uparrow$	L	L	Н	Н							
L	L	L	L	X	A <sub>0</sub> †							

<sup>†</sup> Output level before the indicated steady-state input conditions were established

SCBS207F - OCTOBER 1992 - REVISED MAY 1997





SCBS207F - OCTOBER 1992 - REVISED MAY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	. −0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABTH16460	96 mA
SN74ABTH16460	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>Sto</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

			SN54ABTI	H16460	SN74ABTH	116460	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	2	2		V
V <sub>IL</sub>	Low-level input voltage			8.0		0.8	V
VI	Input voltage		0 0	Vcc	0	Vcc	V
loн	High-level output current		1	-24		-32	mA
lOL	Low-level output current		22	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	20%	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control pins must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCBS207F - OCTOBER 1992 - REVISED MAY 1997

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST CON	IDITIONS	T	<sub>A</sub> = 25°C	;	SN54ABT	H16460	SN74ABTI	116460	UNIT	
PAR	AWEIER	TEST CON	IDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
٧ıK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\/~		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				V	
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2			
\/a:	V 45V		I <sub>OL</sub> = 48 mA		0.36			0.5			V	
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V	
V <sub>hys</sub>					100						mV	
	Control inputs	$V_{CC} = 0$ to 5.5 V, $V_{I} = V_{CC}$ or GND				±1		±1		±1	4	
l tı	A or B ports	$V_{CC} = 2.1 \text{ V to } 5.5$ $V_{I} = V_{CC} \text{ or GND}$	V,			±20		±20		±20	μА	
	A = 11 D = 2 = 14	V 45V	V <sub>I</sub> = 0.8 V	75		500	75	500	75	500	^	
l(hold)	A or B ports	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 2 V	-75		-500	-75	-500	-75	-500	μΑ	
I <sub>OZPU</sub> ‡	‡	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 \	∕, <del>OE</del> = X			±50	Q	±50		±50	μА	
l <sub>OZPD</sub> ‡	‡	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 \	/, <del>OE</del> = X			±50	Show	±50		±50	μА	
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	S. C.			±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μА	
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA	
			Outputs high			1.5		1.5		1.5		
		V <sub>CC</sub> = 5.5 V,	A outputs low			10		10		10	A	
Icc		$I_O = 0$ , $V_I = V_{CC}$ or GND	B outputs low			32		32		32	mA	
		00 -	Outputs disabled			1.5		1.5		1.5		
ΔICC¶	$V_{CC} = 5.5 \text{ V}$ , One input a Other inputs at $V_{CC}$ or $C$					1.5		1.5		1.5	mA	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			8						pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 \	/		3.5						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> This parameter is characterized but not production tested.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCBS207F - OCTOBER 1992 - REVISED MAY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				SN54ABTI	116460	SN74ABTI	H16460	UNIT
				MIN	MAX	MIN	MAX	UNII
fclock	Clock frequency			0	160	0	160	MHz
		CLKAB high or low		3.8		3.8		
		CLKBA high or low		4.5		4.5		
t <sub>W</sub>	Pulse duration	LEAB1, 2, 3, or 4 high		2.2		2.2		ns
		LEBA high		2.1		2.1		
		LEB1, 2, 3, or 4 high		2.4		2.4		
			A bus	2.5		2.5		
		Before CLKAB↑	CE_SEL0/1	3.2		3.2		
			CLKENAB	3.2		3.2		
		Before LEAB1, 2, 3, or 4↓	A bus	3.6		3.6		
			B bus	3.8		3.8		
	t <sub>SU</sub> Setup time Before		CLKENB	2.3	Ŋ	2.3		
t <sub>su</sub>		Before CLKBA↑	CLKENBA	2.5	,S	2.5		ns
			LEB1, 2, 3, or 4	4.3	ř.	4.3		
			SEL0/1	4.5		4.5		
		Before LEB1, 2, 3, or 4↓	B bus	3.2		3.2		
			B bus	O 4		4		
		Before LEBA↓	LEB1, 2, 3, or 4	4.4		4.4		
			SEL0/1	4.3		4.3		
			A bus	0.5		0.5		
		After CLKAB↑	CE_SEL0/1	1.1		1.1		
			CLKENAB	0.5		0.5		
		After LEAB1, 2, 3, or 4↓	A bus	1.2		1.2		
			B bus	1.3		1.3		
th	Hold time	After CLKBA↑	CLKENB	1		1		ns
		AIGI CLRDAT	CLKENBA	1		1		
			SEL0/1	0		0		
		After LEB1, 2, 3, or 4↓	B bus	1.5		1.5		
		After LEBA↓	B bus	0.4		0.4		
		AITEI LEDAV	SEL0/1	0.1		0.1		


SCBS207F - OCTOBER 1992 - REVISED MAY 1997

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>0</sub>	CC = 5 V A = 25°C	/, ;	SN54ABT	H16460	SN74ABTI	H16460	UNIT
	(INFOT)	(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			160			160		160		MHz
t <sub>PLH</sub>	В	Α	2.5	3.6	5.9	2.5	7.1	2.5	6.5	ns
t <sub>PHL</sub>		A	2	3.5	5.8	2	6.8	2	6.5	115
<sup>t</sup> PZH	<del>OEA</del>	Α	1.5	2.8	4.8	1.5	5.9	1.5	5.6	ns
<sup>t</sup> PZL	UEA	A	1.5	2.6	4.6	1.5	5.5	1.5	5.2	115
<sup>t</sup> PHZ	<del>OEA</del>	Α	2.5	3.8	5.3	2.5	6	2.5	5.9	ns
tPLZ	OEA	A	1.5	4.6	6.1	1.5	7	1.5	6.5	115
t <sub>PLH</sub>	Α	В	2	3.2	5.2	2	6.2	2	5.7	ns
tPHL	] ^	Ь	1.5	3.1	5.2	1.5	6.1	1.5	5.7	115
<sup>t</sup> PZH	OFF.	В	1.5	3.3	5.7	1.5	6.7	1.5	6.4	ns
t <sub>PZL</sub>	OEB	Ь	1.5	3.2	5.5	1.5	6.6	1.5	6.3	115
t <sub>PHZ</sub>	<u> </u>	В	3	4.7	6.3	3	7.1	3	7	20
tpLZ	OEB	Ь	2	4	5.5	2	6.6	2	6.1	ns
<sup>t</sup> PZH	OEB1, 2, 3, 4	В	1.5	3	5.2	1.5	6	1.5	5.8	ns
tpzL	OEB1, 2, 3, 4	Ь	1.5	2.9	4.9	01.5	5.9	1.5	5.6	115
<sup>t</sup> PHZ	OEB1, 2, 3, 4	В	2.5	4	5.7	2.5	6.2	2.5	6.1	ns
tPLZ	OEB1, 2, 3, 4	Ь	1.5	3.5	4.8	1.5	5.8	1.5	5.3	115
t <sub>PLH</sub>	CLKBA	Α	1.5	4.2	6.7	1.5	8.1	1.5	7.4	ns
t <sub>PHL</sub>	CLNDA	A	1.5	4.4	6.9	1.5	8.4	1.5	7.7	115
t <sub>PLH</sub>	CLKAB	В	2	3.4	5.6	2	6.8	2	6.2	ns
t <sub>PHL</sub>	CLNAB	Ь	2	3.4	5.3	2	6.3	2	5.9	115
t <sub>PLH</sub>	LEBA	А	2	3	5	2	6.1	2	5.6	ns
t <sub>PHL</sub>	LLDA	Α	2	3.1	4.8	2	5.8	2	5.3	115
t <sub>PLH</sub>	LEAB1, 2, 3, 4	В	2	3.2	5.2	2	6.3	2	5.8	ns
t <sub>PHL</sub>	LLAD1, 2, 3, 4		2	3.3	5	2	6.1	2	5.6	113
<sup>t</sup> PLH	LEBA1, 2, 3, 4	Α	2.5	4	6.5	2.5	7.8	2.5	7.2	ne
t <sub>PHL</sub>	LEBAT, 2, 3, 4	^	2.5	4	6.1	2.5	7.5	2.5	6.8	ns 3
<sup>t</sup> PLH	SEL	Α	2	4.1	6.7	2	8.1	2	7.5	ns
t <sub>PHL</sub>	JEL	^	2	3.8	6.2	2	7.3	2	6.9	119

SCBS207F - OCTOBER 1992 - REVISED MAY 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z  $_{O}$  = 50  $\Omega$ ,  $t_{f}$   $\leq$  2.5 ns,  $t_{f}$   $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABTH16460DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABTH16460DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABTH16460DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN74ABTH16460DLR	SSOP	DL	56	1000	346.0	346.0	49.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated